FPGA-based klystron linearization implementations in scope of ILC
نویسندگان
چکیده
منابع مشابه
Alternatives in FPGA-based SAD implementations
In multimedia processing, it is well-known that the sumof-absolute-differences (SAD) operation is the most time-consuming operation when implemented in software running on programmable processor cores. This is mainly due to the sequential characteristic of such an implementation. In this paper, we investigate several hardware implementations of the SAD operation and map the most promising one i...
متن کاملFpga Implementations of Neural Networks Fpga Implementations of Neural Networks
This introductory chapter reviews the basics of artificial-neural-network theory, discusses various aspects of the hardware implementation of neural networks (in both ASIC and FPGA technologies, with a focus on special features of artificial neural networks), and concludes with a brief note on performanceevaluation. Special points are the exploitation of the parallelism inherent in neural netwo...
متن کاملOn FPGA-based implementations of Gröstl
The National Institute of Standards and Technology (NIST) has started a competition for a new secure hash standard. To make a significant comparison between the submitted candidates, third party implementations of all proposed hash functions are needed. This is one of the reasons why the SHA-3 candidate Grøstl has been chosen for a FPGA-based implementation. Mainly our work is motivated by actu...
متن کاملTowards a Pebb-based Design Approach for a Marx- Topology Ilc Klystron Modulator*
Introduced by the U.S. Navy more than a decade ago, the concept of Power Electronic Building Blocks (PEBBs) has been successfully applied in various applications. It is well accepted within the power electronics arena that this concept offers the potential to achieve increased levels of modularity and compactness. This approach is thus ideally suited for applications where easy serviceability a...
متن کاملSynthesis of Secure FPGA Implementations
This paper describes the synthesis of Dynamic Differential Logic to increase the resistance of FPGA implementations against Differential Power Analysis. The synthesis procedure is developed and a detailed description is given of how EDA tools should be used appropriately to implement a secure digital design flow. Compared with an existing technique to implement Dynamic Differential Logic on FPG...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
سال: 2014
ISSN: 0168-9002
DOI: 10.1016/j.nima.2014.09.007